• Chỉ mục bởi
  • Năm xuất bản
LIÊN KẾT WEBSITE

MRSA: A High-Efficiency Multi ROMix Scrypt Accelerator for Cryptocurrency Mining and Data Security

Duong Le Graduate School of Information Science, Nara Institute of Science and Technology (NAIST), Ikoma, Nara, 630-0192, Japan|
Yasuhiko (7201863420) | Duc Khai (56650569500); Nakashima | Hoai Luan (57207990013); Lam | Thi Hong (55206208900); Pham Computer Engineering Department, University of Information Technology, Vietnam National University, Ho Chi Minh City, 700000, Viet Nam| Vu Trung (57218563336); Tran Graduate School of Engineering, Osaka City University, Osaka, 558-8585, Japan|

IEEE Access Số , năm 2021 (Tập 9, trang 168383-168396)

ISSN: 21693536

ISSN: 21693536

DOI: 10.1109/ACCESS.2021.3131558

Tài liệu thuộc danh mục:

Article

English

Từ khóa: Application specific integrated circuits; Bitcoin; Blockchain; Electric power utilization; Energy efficiency; Field programmable gate arrays (FPGA); Logic gates; Program processors; System-on-chip; Accelerator; Application-specific integrated circuit-resistant; Application-specific integrated circuits; Block-chain; Cryptography hash function; Hardware; Litecoin; Power demands; Proof of work; Scrypt; Hash functions
Tóm tắt tiếng anh
The development of low-energy, high-performance hardware for cryptocurrency mining is gaining widespread attention. The mining process for proof-of-work (PoW) in conventional cryptocurrencies' blockchains is increasingly being replaced by application-specific integrated circuits (ASICs). This leads to many security threats for the blockchain network because it decreases security and increases power consumption for mining. Therefore, Scrypt, the most representative ASIC-resistant algorithm, was developed to solve this problem. However, there are still some problems and challenges with the current Scrypt hardware. This article presents a new hardware architecture for the Scrypt algorithm intended for a PoW-based cryptocurrency mining system. The proposed Multi ROMix Scrypt Accelerator (MRSA) hardware architecture applies several optimization techniques: configuration, local-memory computing with high-performance pipelined Multi ROMix and rescheduling resources to significantly increase processing speed, flexibility, and energy efficiency. For evaluation, the MRSA is implemented on field-programmable gate arrays (FPGAs) to examine its actual performance, consumption, and correctness. Evaluation results on a Xilinx system-on-chip (SoC) with the ALVEO U280 Data Center Accelerator Card FPGA show that the MRSA is much more power-efficient than some of the most powerful commercial CPUs, GPUs, and other FPGA implementations. On the ALVEO U280, the MRSA achieves a maximum hash rate of 296.76 kHash/s, a throughput of 304.9 Mbps when reaching a maximum frequency of 259.94 MHz, and a power consumption of 18.12W. The energy efficiency of the MRSA on the ALVEO U280 SoC is 52.83 and 867.88 times higher than those on an RTX 3090 GPU and an i9-10940X CPU, respectively. � 2013 IEEE.

Xem chi tiết