• Chỉ mục bởi
  • Năm xuất bản
LIÊN KẾT WEBSITE
Công bố KH&CN Tìm thấy 269 kết quả trong 0.0040590763092041 giây
In đầy đủ In rút gọn
Tên công bố Tác giả Năm xuất bản
91 An FPGA-Based Seed Extension IP Core for BWA-MEM DNA Alignment

Proceedings - 2018 International Conference on Advanced Computing and Applications, ACOMP 2018

Ngoc Thinh T.; Kieu-Do B.; Pham-Quoc C.; 2018, Pages 1-6
92 A floating-point FFT Twiddle factor implementation based on adaptive angle recoding CORDIC

Proceedings - 2017 International Conference on Recent Advances in Signal Processing, Telecommunications and Computing, SigTelCom 2016

Le D.-H.; Pham C.-K.; Hoang T.-T.; Vo-Thi P.-T.; 2017, Pages 21-26
93 An area-efficient multimode FFT circuit for IEEE 802.11 ax WLAN devices

International Conference on Advanced Communication Technology, ICACT

Ochi H.; Kurosaki M.; Nguyen M.D.; Lanante L.; Dinh P.T.K.; 2017, Pages 735-739
94 Real-time video enhancement on FPGA by context-based fusion technique

Proceedings - 2017 International Conference on Recent Advances in Signal Processing, Telecommunications and Computing, SigTelCom 2016

Dao T.; Van An H.; Van The My N.; Sang N.T.; 2017, Pages 149-154
95 Development of a real-time non-intrusive appliance load monitoring system: An application level model

International Journal of Electrical Power and Energy Systems

Nguyen V.C.; Zammit O.; Nicolle B.; Jacquemod G.; Dekneuvel E.; Nguyen T.K.; Volume 90, 2017, Pages 168-180
96 Dynamics, FPGA realization and application of a chaotic system with an infinite number of equilibrium points

Nonlinear Dynamics

Quintas-Valles A.J.; Jafari S.; Volos C.; Pham V.-T.; de la Fraga L.G.; Tlelo-Cuautle E.; Volume 89, Issue 2, 2017, Pages 1129-1139
97 A secured OpenFlow-based switch architecture

Proceedings - 2016 International Conference on Advanced Computing and Applications, ACOMP 2016

Thoai N.; Thinh T.N.; Pham-Quoc C.; Ho B.; 2017, Pages 83-89
98 Hardware implementation of MFCC feature extraction for speech recognition on FPGA

Advances in Intelligent Systems and Computing

Hoang V.-P.; Nguyen H.-D.; Nguyen V.-D.; Dao V.-L.; Volume 538 AISC, 2017, Pages 248-254
99 Solving Navier-Stokes equation using FPGA cellular neural network chip

Advances in Intelligent Systems and Computing

Linh N.M.; Linh L.H.; Vu D.-T.; Volume 538 AISC, 2017, Pages 562-571
100 Secured-OFS: A novel OpenFlow switch architecture with integrated security functions

Advances in Intelligent Systems and Computing

Thinh T.N.; Pham-Quoc C.; Nguyen Q.; Ho B.; Volume 538 AISC, 2017, Pages 530-540
101 A novel high-speed architecture for integrating multiple DDoS countermeasure mechanisms using reconfigurable hardware

Journal of Telecommunication, Electronic and Computer Engineering

Thinh T.N.; Tuan N.Q.; Pham-Quoc C.; Tran-Thanh B.; Nguyen-Hoang B.; Volume 9, Issue 04-Feb, 2017, Pages 41-46
102 Increasing feasibility of the field-programmable gate array implementation of an iterative image registration using a kernel-warping algorithm

Journal of Electronic Imaging

Garratt M.A.; Pickering M.R.; Lambert A.J.; Guillemette T.; Nguyen A.H.; Volume 26, Issue 5, 2017,
103 Digital implementation of decentralized control for multilevel converter

Proceedings - 2017 International Conference on System Science and Engineering, ICSSE 2017

Le H.N.; Do P.U.T.; Cousineau M.; Dung P.Q.; Gateau G.; 2017, Pages 558-562
104 Implementing the on-chip backpropagation learning algorithm on FPGA architecture

Proceedings - 2017 International Conference on System Science and Engineering, ICSSE 2017

Vo H.M.; 2017, Pages 538-541
105 Optimizating power consumption using Multi-bit Flip-Flop technique in Tetris game on FPGA

Proceedings - 2017 International Conference on System Science and Engineering, ICSSE 2017

Vo H.M.; 2017, Pages 530-533
106 FPGA-based frequent items counting using matrix of equality comparators

Midwest Symposium on Circuits and Systems

Pham C.-K.; Inoue K.; Le D.-H.; Truong N.-Q.; Nguyen H.-T.; Nguyen X.-T.; Hoang T.-T.; Volume 2017-August, 2017, Pages 285-288
107 Mitigating HTTP GET flooding attacks in SDN using NetFPGA-based OpenFlow switch

ECTI-CON 2017 - 2017 14th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology

Huu T.N.; Ngoc N.P.; Xuan H.D.; Minh H.-A.N.; Van L.P.; Viet A.N.; 2017, Pages 660-663
108 HA-IDS: A heterogeneous anomaly-based intrusion detection system

2017 4th NAFOSTED Conference on Information and Computer Science, NICS 2017 - Proceedings

Thinh T.N.; Vo T.N.; Tran C.; Volume 2017-January, 2017, Pages 156-161
109 An optimized hardware design of integer motion estimation HEVC for encoding 8K video

2017 4th NAFOSTED Conference on Information and Computer Science, NICS 2017 - Proceedings

Hoan N.D.; Tung V.D.; Thang N.V.; Volume 2017-January, 2017, Pages 319-324
110 Deep neural network accelerator based on FPGA

2017 4th NAFOSTED Conference on Information and Computer Science, NICS 2017 - Proceedings

Huynh T.V.; Volume 2017-January, 2017, Pages 254-257
111 An efficient runtime adaptable floating-point Gaussian filtering core

2017 4th NAFOSTED Conference on Information and Computer Science, NICS 2017 - Proceedings

Thinh T.N.; Pham-Quoc C.; Volume 2017-January, 2017, Pages 183-188
112 Adaptable VLIW processor: The reconfigurable technology approach

International Conference on Advanced Technologies for Communications

Dinh-Duc A.-V.; Kieu-Do-Nguyen B.; Pham-Quoc C.; Volume 2017-October, 2017, Pages 120-125
113 TCAM-based flow lookup design on FPGA and its applications

International Conference on Advanced Technologies for Communications

Le D.-H.; Nguyen-Viet T.; Volume 2016-January, 2016, Pages 378-382
114 Real-time video enhancement on FPGA by self-enhancement technique

International Conference on Advanced Technologies for Communications

Lung V.D.; Vinh T.Q.; Binh V.N.; Sang N.T.; Volume 2016-January, 2016, Pages 677-682
115 Proposed structure hardware of the CNC for Machine Tools based on System on Chip

Proceedings - 2016 the 2nd International Conference on Control, Automation and Robotics, ICCAR 2016

Quang N.P.; Dich N.Q.; Can D.V.; 2016, Pages 243-248
116 PC and FPGA design for face recognition system using Hidden Markov Model

International Conference on Electronics, Information, and Communications, ICEIC 2016

Van Cuong N.; Van Trieu V.; 2016,
117 Improved detection metric and oversampling-based frame detector for DSRC receiver

Journal of Engineering Science and Technology Review

Van Nguyen N.; Liu F.; Li X.; Volume 9, Issue 2, 2016, Pages 146-153
118 High throughput modified MMSE hardware detector for high-rate spatial modulation systems

2016 IEEE 6th International Conference on Communications and Electronics, IEEE ICCE 2016

Ngo V.-D.; Tran X.-N.; Le M.-T.; Pham N.-N.; Nguyen V.-T.; Nguyen X.-N.; 2016, Pages 211-216
119 High speed SAD architecture for variable block size motion estimation in HEVC encoder

2016 IEEE 6th International Conference on Communications and Electronics, IEEE ICCE 2016

Thang N.V.; Van Tien P.; Ha P.T.K.; Duc D.V.; Phuong H.A.; Dinh V.N.; 2016, Pages 195-198
120 Hardware-Efficient Implementation of WFQ algorithm on NetFPGA-based OpenFlow Switch

International Conference on Advanced Technologies for Communications

Huu T.N.; Ngoc N.P.; Van Doan D.; Xuan Q.B.; Hong H.T.; 2016, Pages 431-436
    1 2 3 4 5 6 7 8 9