• Chỉ mục bởi
  • Năm xuất bản
LIÊN KẾT WEBSITE

A trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction

Nguyen University of Electro-Communications (UEC), 1 Chofu-gaoka, Tokyo, Chofu-shi, 182?585, Japan|
Cong-Kha (56186480400) | Xuan-Tu (16308138900); Pham | Nguyen Quang Nhu (57248909100); Tran | Trong-Thuc (56024762000); Quynh | Dang Tuan (57219503230); Hoang The Information Technology Institute (VNU-ITI), 144 Xuan Thuy road, Cau Giay dist., Hanoi, Viet Nam| Khai-Duy (57220854883); Kiet The University of Danang, University of Science and Technol-ogy (DUT), 54 Nguyen Luong Bang st., Danang, Viet Nam|

IEICE Electronics Express Số 16, năm 2021 (Tập 18, trang -)

ISSN: 13492543

ISSN: 13492543

DOI: 10.1587/ELEX.18.20210266

Tài liệu thuộc danh mục:

Article

English

Từ khóa: Logic Synthesis; Microcontrollers; Application specific; Custom instruction; Hardware acceleration; Instruction set; Integrated chips; Reduced instruction set computers; Field programmable gate arrays (FPGA)
Tóm tắt tiếng anh
This work presents a 32-bit Reduced Instruction Set Computer fifth-generation (RISC-V) microprocessor with a COordinate Rotation DIg- ital Computer (CORDIC) accelerator. The accelerator is implemented inside the core and being used by the software via custom instruction. The used microprocessor is the VexRiscv with the Instruction Set Archi- tecture (ISA) of RV32IM; that means 32-bit RISC-V including Integer and Multiplication. The experimental results were collected using Field- Programmable Gate Array (FPGA) on the DE2-115 development kit and Application Specific Integrated Chip (ASIC) synthesizer on 180-nmCMOS process library. � 2021 Institute of Electronics Information Communication Engineers. All rights reserved.

Xem chi tiết