LIÊN KẾT WEBSITE
An area-efficient multimode FFT circuit for IEEE 802.11 ax WLAN devices
International Conference on Advanced Communication Technology, ICACT Số , năm 2017 (Tập , trang 735-739)
ISSN: 17389445
ISSN: 17389445
DOI: 10.23919/ICACT.2017.7890190
Tài liệu thuộc danh mục: ISI, Scopus
Conference Paper
English
Từ khóa: Bandwidth; Fourier series; Frequency division multiple access; Frequency domain analysis; Hardware; Network architecture; Orthogonal frequency division multiplexing; Standards; Timing circuits; Wireless local area networks (WLAN); 802.11ax; Area-Efficient; FPGA implementations; Hardware implementations; IFFT/FFT; OFDMA; Orthogonal frequencies; Power requirement; Fast Fourier transforms
Tóm tắt tiếng anh
Multi-mode fast Fourier Transform (FFT) circuits are essential in orthogonal frequency domain (OFDM) based systems which supports multiple bandwidth. Typically, hardware implementation employs a single FFT circuit for the highest supported bandwidth and using oversampling, the same FFT circuit is used to support lower bandwidth. For the new 802.11ax wireless local area network (WLAN) standard whose frame consists of the regular 3.2us length symbol as well as a longer 12.8us symbol, a fast switchable double-mode FFT circuit is required. In addition, the 802.11ax SIG-B symbol contains a maximum of two independent symbol streams that requires two FFT circuits for the 3.2us symbol length. Our proposed FFT architecture is optimized to support the 802.11ax standard with low latency, area and power requirements. FPGA implementation results show that our proposed circuit has efficiency 13.7% lower area compared to conventional architecture. � 2017 Global IT Research Institute - GiRI.
