LIÊN KẾT WEBSITE
Design of co-processor for real-time HMM-based text-tospeech on hardware system applied to Vietnamese
IEICE Electronics Express Số 14, năm 2015 (Tập 12, trang -)
ISSN: 13492543
ISSN: 13492543
DOI: 10.1587/elex.12.20150448
Tài liệu thuộc danh mục: Scopus
Article
English
Từ khóa: Coprocessor; Field programmable gate arrays (FPGA); Hidden Markov models; Integrated circuit design; Hardware system; Logic elements; Low-cost systems; Real time; Real-time application; Resource-sharing architectures; Text to speech; Vietnamese; Real time systems
Tóm tắt tiếng anh
Although HMM-based TTS has been studied for many years, there are some limitations such as real-time applications based on lowperformance and low cost systems. In this paper, we present a design of a TTS co-processor used for HMM-based Text-to-Speech (TTS) hardware systems. Based on a dedicated FPU and resource sharing architecture, the coprocessor can compute a lot of DSP algorithms required by HMM at very high speed. The system has been built and verified on the FPGA system with English and Vietnamese languages. The results show that it can compute up to 3 words per second at frequency of 100MHz with the resources cost about 32,000 logic elements, 19,000 registers, and 957KB memory. © IEICE 2015.
