• Chỉ mục bởi
  • Năm xuất bản
LIÊN KẾT WEBSITE

Encoding Blocks for Digital Video of DVB-S2 Standard with Drone-based Communications

Le-Tien T. Ho Chi Minh University of Technology, Dept. Telecommunications, Ho Chi Minh City, Viet Nam|
Nguyen T. | Nguyen K. |

Proceedings - 2019 International Symposium on Electrical and Electronics Engineering, ISEE 2019 Số , năm 2019 (Tập , trang 23-27)

DOI: 10.1109/ISEE2.2019.8920841

Tài liệu thuộc danh mục: Scopus

English

Từ khóa: Broadcasting; C (programming language); Computer graphics; Computer hardware description languages; Drones; Encoding (symbols); Field programmable gate arrays (FPGA); Interactive computer systems; Multimedia systems; Real time systems; Signal encoding; System-on-chip; Video signal processing; CRC8; Cyclic redundancy check; Digital video broadcasting-satellite-second generations (DVB-S2); DVB-S2; Industrial revolutions; Video broadcasting; Vivado; Zynq-7000 SoC ZC702; Digital video broadcasting (DVB)
Tóm tắt tiếng anh
Digital video information has continuously become a dominant portion of data types in the Industrial Revolution 4.0., whose general objectives are securing the information, transmitting with high efficiency, and building real-time system. Among different types of broadcasting standard, the Digital Video Broadcasting - Satellite Second Generation (DVB-S2) is considered a single, very flexible standard, covering a variety of applications for satellite-based communications. Being compatible with multiple input protocols makes it possible to handle many kinds of data such as voice and video. In this article, a design of the encoding blocks for the DVB-S2 system is implemented using the hardware language Verilog. Nonetheless, due to complexity of performing the whole video broadcasting system, only the channel encoding blocks are conducted as being one of the cores of the model. Specifically, three blocks: Cyclic Redundancy Check 8 (CRC8), Scrambling and Bose-Chaudhuri-Hocquenghem (BCH) is conducted. In order to verify the results generated by Verilog, we also use online generator tool as well as C-written code to compare. The time for generating CRC8 and BCH code are 149ns and 388814ns for input of 72 bits and 38688 bits, respectively. In addition, our team also build a drone model to mount board onto it. The results demonstrates that DVB-S2 is suitable for broadcasting in real-time. � 2019 IEEE.

Xem chi tiết