LIÊN KẾT WEBSITE
Hardware design and optimization of multimode pipeline based FFT for IEEE 802.11ax WLAN Devices
2018 IEEE 7th International Conference on Communications and Electronics, ICCE 2018 Số , năm 2018 (Tập , trang 175-178)
ISSN: 141951
ISSN: 141951
DOI: 10.1109/CCE.2018.8465752
Tài liệu thuộc danh mục: ISI, Scopus
IEEE Int. Conf. Commun. Electron., ICCE
English
Từ khóa: Design; Fast Fourier transforms; Fourier series; Hardware; Wireless local area networks (WLAN); 802.11ax; Design technique; FPGA implementations; Multi-path Delay Commutator (MDC); Multimodes; Proposed architectures; Single-path delay feedbacks; Working frequency; IEEE Standards
Tóm tắt tiếng anh
In this paper, a new architecture of a multi-mode Fast Fourier Transform hardware for IEEE 802.11ax WLAN standard is presented. The proposed architecture is based on Radix-2 Multipath Delay Commutator (MDC), Radix-22 and Radix 24 Single-path Delay Feedback(SDF) stages. To optimize the throughput and area of the FFT hardware, we applied two design techniques such as compression of redundant twiddle factors, and optimization of twiddle factor multiplication. In FPGA implementation using Altera Stratix IV EP4SGX530KH40C3, the proposed FFT achieved 1.2 GSamples/s throughput and met the requirements of the 802.11ax standard. The synthesis results show that the proposed circuit is 6.19% lower latency and 30.2% lower area compared to a recently presented work while maintaining higher working frequency. � 2018 IEEE.
